mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-21 21:33:40 +00:00
Code Activity

Merge af3f9d8318 into c21cd300a0

Browse source
This commit is contained in:
KrystalDelusion 2025-06-03 09:44:53 +12:00 • committed by GitHub
commit 6dbbf0f258
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
2 changed files with 162 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

3
kernel/rtlil.cc
View file

@ -2318,7 +2318,8 @@ namespace {
*
* Things to do after finalizing the cell interface:
* - Add support to kernel/satgen.h for the new cell type
* - Add to docs/source/CHAPTER_CellLib.rst (or just add a fixme to the bottom)
* - Maybe add v2 cell help fields (title, tags)
* - Add extra details to relevant docs/source/cell/word_*.rst (or just add a todo to the top)
* - Maybe add support to the Verilog backend for dumping such cells as expression
*
*/