mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 09:05:32 +00:00
Code Activity

Fixed even more ConstEval bugs found using xsthammer

Browse source
This commit is contained in:
Clifford Wolf 2013-06-14 10:31:18 +02:00
parent 30db70b1ba
commit 6d7b5f9064
3 changed files with 59 additions and 30 deletions
Download patch file Download diff file Expand all files Collapse all files

3
passes/sat/sat.cc
View file

@ -510,8 +510,7 @@ struct BruteForceEquivChecker
log_cmd_error("Port %s in module 1 has no counterpart in module 2!\n", wire1->name.c_str());
RTLIL::Wire *wire2 = mod2->wires.at(wire1->name);
if (wire1->width != wire2->width || wire1->port_id != wire2->port_id ||
wire1->port_input != wire2->port_input || wire1->port_output != wire2->port_output)
if (wire1->width != wire2->width || wire1->port_input != wire2->port_input || wire1->port_output != wire2->port_output)
log_cmd_error("Port %s in module 1 does not match its counterpart in module 2!\n", wire1->name.c_str());
if (wire1->port_input) {