mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

Added support for "always @(*)"

Browse source
This commit is contained in:
Clifford Wolf 2013-01-16 17:32:11 +01:00
parent e8231ee46b
commit 6d1502b948
2 changed files with 4 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
README
View file

@ -74,7 +74,7 @@ or using a simple synthesis script:
proc; opt; techmap; opt
write_verilog synth.v
$ ././yosys synth.ys
$ ./yosys synth.ys
It is also possible to only have the synthesis commands but not the read/write
commands in the synthesis script: