mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-24 21:27:00 +00:00
Code Activity

Add support for SVA throughout via Verific

Browse source
This commit is contained in:
Clifford Wolf 2018-02-21 13:09:47 +01:00
parent 17583b6a21
commit 6d12c83d36
2 changed files with 7 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

2
tests/sva/sva_until.sv → tests/sva/sva_throughout.sv
View file

@ -5,7 +5,7 @@ module top (
default clocking @(posedge clk); endclocking
assert property (
a |=> b until_with (c ##1 d)
a |=> b throughout (c ##1 d)
);
`ifndef FAIL