3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-25 11:26:22 +00:00

rtlil: forbid rewrite_sigspecs in signorm

This commit is contained in:
Emil J. Tywoniak 2026-03-11 21:07:06 +01:00
parent bb2d6f0e2a
commit 6d08c53429

View file

@ -2740,6 +2740,7 @@ inline RTLIL::SigBit::SigBit(const RTLIL::SigSpec &sig) {
template<typename T>
void RTLIL::Module::rewrite_sigspecs(T &functor)
{
log_assert(sig_norm_index == nullptr);
for (auto &it : cells_)
it.second->rewrite_sigspecs(functor);
for (auto &it : processes)
@ -2753,6 +2754,7 @@ void RTLIL::Module::rewrite_sigspecs(T &functor)
template<typename T>
void RTLIL::Module::rewrite_sigspecs2(T &functor)
{
log_assert(sig_norm_index == nullptr);
for (auto &it : cells_)
it.second->rewrite_sigspecs2(functor);
for (auto &it : processes)