mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

clkbufmap: Add support for inverters in clock path.

Browse source
This commit is contained in:
Marcin Kościelnicki 2019-11-24 16:05:45 +01:00 • committed by Marcin Kościelnicki
parent 7562e7304e
commit 6cdea425b8
4 changed files with 69 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

6
techlibs/xilinx/cells_sim.v
View file

@ -126,7 +126,11 @@ endmodule
// assign O = IO, IO = T ? 1'bz : I;
// endmodule
module INV(output O, input I);
module INV(
(* clkbuf_inv = "I" *)
output O,
input I
);
assign O = !I;
endmodule