mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-20 21:03:40 +00:00
Code Activity

proc_dff: process sync rules in input order

Browse source
This commit is contained in:
Emil J. Tywoniak 2024-08-27 17:43:56 +02:00
parent 27b51cb351
commit 6caae94bed
1 changed files with 26 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

28
passes/proc/proc_dff.cc
View file

@ -53,8 +53,32 @@ RTLIL::SigSpec find_any_lvalue(const RTLIL::Process *proc)
return lvalue; return lvalue;
} }
/**
* Container storing key,std::set(value) pairs in insertion order
* and provides a linear search.
*/
template<typename Key, typename Value>
class InsertOrderedSetMap {
using entry = std::pair<Key, std::set<Value>>;
std::vector<entry> backing;
public:
std::set<Value>& operator[] (Key key) {
auto entry_has_key = [key](entry e) { return e.first == key; };
if (auto it = std::find_if(backing.begin(), backing.end(), entry_has_key); it != std::end(backing)) {
return (*it).second;
} else {
backing.push_back(entry(key, std::set<Value>{}));
return backing.back().second;
}
}
typename std::vector<entry>::iterator begin() { return backing.begin(); }
typename std::vector<entry>::iterator end() { return backing.end(); }
typename std::vector<entry>::size_type size() { return backing.size(); }
void clear() { return backing.clear(); }
};
void gen_dffsr_complex(RTLIL::Module *mod, RTLIL::SigSpec sig_d, RTLIL::SigSpec sig_q, RTLIL::SigSpec clk, bool clk_polarity, void gen_dffsr_complex(RTLIL::Module *mod, RTLIL::SigSpec sig_d, RTLIL::SigSpec sig_q, RTLIL::SigSpec clk, bool clk_polarity,
std::map<RTLIL::SigSpec, std::set<RTLIL::SyncRule*>> &async_rules, RTLIL::Process *proc) InsertOrderedSetMap<RTLIL::SigSpec, RTLIL::SyncRule*> &async_rules, RTLIL::Process *proc)
{ {
RTLIL::SigSpec sig_sr_set = RTLIL::SigSpec(0, sig_d.size()); RTLIL::SigSpec sig_sr_set = RTLIL::SigSpec(0, sig_d.size());
RTLIL::SigSpec sig_sr_clr = RTLIL::SigSpec(0, sig_d.size()); RTLIL::SigSpec sig_sr_clr = RTLIL::SigSpec(0, sig_d.size());
@ -219,7 +243,7 @@ void proc_dff(RTLIL::Module *mod, RTLIL::Process *proc, ConstEval &ce)
RTLIL::SyncRule *sync_always = NULL; RTLIL::SyncRule *sync_always = NULL;
bool global_clock = false; bool global_clock = false;
std::map<RTLIL::SigSpec, std::set<RTLIL::SyncRule*>> many_async_rules; InsertOrderedSetMap<RTLIL::SigSpec, RTLIL::SyncRule*> many_async_rules;
for (auto sync : proc->syncs) for (auto sync : proc->syncs)
for (auto &action : sync->actions) for (auto &action : sync->actions)