mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-05 09:04:08 +00:00
kernel: const Wire* overload -> Wire* !!!
This commit is contained in:
parent
f97b90e40b
commit
6ca7844cec
|
@ -300,7 +300,7 @@ struct SigMap
|
|||
add(bit);
|
||||
}
|
||||
|
||||
inline void add(const Wire *wire) { return add(RTLIL::SigSpec(wire)); }
|
||||
inline void add(Wire *wire) { return add(RTLIL::SigSpec(wire)); }
|
||||
|
||||
void apply(RTLIL::SigBit &bit) const
|
||||
{
|
||||
|
|
Loading…
Reference in a new issue