mirror of
https://github.com/YosysHQ/yosys
synced 2025-06-23 14:23:41 +00:00
Fixed trailing whitespaces
This commit is contained in:
parent
053058d781
commit
6c84341f22
195 changed files with 729 additions and 729 deletions
|
@ -2,11 +2,11 @@
|
|||
* yosys -- Yosys Open SYnthesis Suite
|
||||
*
|
||||
* Copyright (C) 2012 Clifford Wolf <clifford@clifford.at>
|
||||
*
|
||||
*
|
||||
* Permission to use, copy, modify, and/or distribute this software for any
|
||||
* purpose with or without fee is hereby granted, provided that the above
|
||||
* copyright notice and this permission notice appear in all copies.
|
||||
*
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
|
||||
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
|
||||
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
|
||||
|
@ -56,7 +56,7 @@ static SigSpec recursive_mux_generator(Module *module, const SigSpec &sig_data,
|
|||
SigSpec right_sel = sig_sel.extract(left_size, right_size);
|
||||
|
||||
SigSpec left_or, left_result, right_result;
|
||||
|
||||
|
||||
left_result = recursive_mux_generator(module, left_data, left_sel, left_or);
|
||||
right_result = recursive_mux_generator(module, right_data, right_sel, sig_or);
|
||||
left_or = or_generator(module, left_or);
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue