mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-11 13:40:53 +00:00
Fixed trailing whitespaces
This commit is contained in:
parent
053058d781
commit
6c84341f22
195 changed files with 729 additions and 729 deletions
|
@ -33,7 +33,7 @@ as {\tt \%ci} and {\tt \%co}, can be used to figure out how parts of the design
|
|||
are connected.
|
||||
|
||||
\item
|
||||
Commands such as {\tt submod}, {\tt expose}, {\tt splice}, \dots can be used
|
||||
Commands such as {\tt submod}, {\tt expose}, {\tt splice}, \dots can be used
|
||||
to transform the design into an equivialent design that is easier to analyse.
|
||||
|
||||
\item
|
||||
|
@ -115,7 +115,7 @@ The {\tt sat} command in Yosys can be used to perform Symbolic Model Checking.
|
|||
\end{frame}
|
||||
|
||||
\begin{frame}[t]{Example: Formal Equivalence Checking (1/2)}
|
||||
Remember the following example?
|
||||
Remember the following example?
|
||||
\vskip1em
|
||||
|
||||
\vbox to 0cm{
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue