3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-12 12:08:19 +00:00

Completely unrelated change to resource counts...

This commit is contained in:
Eddie Hung 2020-01-22 10:58:42 -08:00
parent 61c3ad6791
commit 6c5490d2ca

View file

@ -36,6 +36,6 @@ proc
equiv_opt -assert -map +/efinix/cells_sim.v synth_efinix # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd mux16 # Constrain all select calls below inside the top module
select -assert-count 12 t:EFX_LUT4
select -assert-count 11 t:EFX_LUT4
select -assert-none t:EFX_LUT4 %% t:* %D