mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 00:55:32 +00:00
Code Activity

Merge pull request #4607 from povik/ql-nodiv

Browse source 
quicklogic: Avoid carry chains in division mapping
This commit is contained in:
Martin Povišer 2024-10-07 16:11:11 +02:00 • committed by GitHub
commit 6c1450fdaf
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
3 changed files with 18 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

14
tests/arch/quicklogic/qlf_k6n10f/div.ys Normal file
View file

@ -0,0 +1,14 @@
# division by constants should not infer carry chains.
read_verilog <<EOF
module top (input [15:0] a, output [15:0] y);
assign y = a / 3;
endmodule
EOF
equiv_opt -assert -map +/quicklogic/qlf_k6n10f/cells_sim.v synth_quicklogic -family qlf_k6n10f
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd top # Constrain all select calls below inside the top module
select -assert-max 100 t:$lut
select -assert-none t:$lut %% t:* %D