mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-27 02:45:52 +00:00
Code Activity

Updates

Browse source
This commit is contained in:
Akash Levy 2024-11-15 19:02:06 -08:00
commit 6be73e5c2e
12 changed files with 691 additions and 39 deletions
Download patch file Download diff file Expand all files Collapse all files

2
backends/cxxrtl/cxxrtl_backend.cc
View file

@ -2497,7 +2497,7 @@ struct CxxrtlWorker {
// Alias of a member wire
const RTLIL::Wire *aliasee = debug_wire_type.sig_subst.as_wire();
f << indent << "items->add(path, " << escape_cxx_string(get_hdl_name(wire)) << ", ";
dump_debug_attrs(aliasee);
dump_debug_attrs(wire);
f << ", ";
// If the aliasee is an outline, then the alias must be an outline, too; otherwise downstream
// tooling has no way to find out about the outline.