mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 11:42:30 +00:00
Code Activity

Update abc9_xc7.box comments

Browse source
This commit is contained in:
Eddie Hung 2019-12-31 15:25:46 -08:00
parent 4cdba00e25
commit 6b825c719b
1 changed files with 18 additions and 18 deletions
Download patch file Download diff file Expand all files Collapse all files

36
techlibs/xilinx/abc9_xc7.box
View file

@ -1,8 +1,9 @@
# Max delays from https://github.com/SymbiFlow/prjxray-db/blob/34ea6eb08a63d21ec16264ad37a0a7b142ff6031/artix7/timings/CLBLL_L.sdf # Max delays from https://github.com/SymbiFlow/prjxray-db/blob/34ea6eb08a63d21ec16264ad37a0a7b142ff6031/artix7/timings/CLBLL_L.sdf
# https://github.com/SymbiFlow/prjxray-db/blob/23c8b0851f979f0799318eaca90174413a46b257/artix7/timings/slicel.sdf # https://github.com/SymbiFlow/prjxray-db/blob/23c8b0851f979f0799318eaca90174413a46b257/artix7/timings/slicel.sdf
# NB: Inputs/Outputs must be ordered alphabetically # NB: Box inputs/outputs must each be in the same order
# (with exceptions for carry in/out) # as their corresponding module definition
# (with exceptions detailed below)
# Average across F7[AB]MUX # Average across F7[AB]MUX
# Inputs: I0 I1 S0 # Inputs: I0 I1 S0
@ -15,7 +16,7 @@ MUXF7 1 1 3 1
MUXF8 2 1 3 1 MUXF8 2 1 3 1
104 94 273 104 94 273
# Box containing MUXF7.[AB] + MUXF8, # Box containing MUXF7.[AB] + MUXF8
# Necessary to make these an atomic unit so that # Necessary to make these an atomic unit so that
# ABC cannot optimise just one of the MUXF7 away # ABC cannot optimise just one of the MUXF7 away
# and expect to save on its delay # and expect to save on its delay
@ -27,8 +28,8 @@ $__MUXF78 3 1 6 1
# CARRY4 + CARRY4_[ABCD]X # CARRY4 + CARRY4_[ABCD]X
# Inputs: CYINIT DI0 DI1 DI2 DI3 S0 S1 S2 S3 CI # Inputs: CYINIT DI0 DI1 DI2 DI3 S0 S1 S2 S3 CI
# Outputs: O0 O1 O2 O3 CO0 CO1 CO2 CO3 # Outputs: O0 O1 O2 O3 CO0 CO1 CO2 CO3
# (NB: carry chain input/output must be last # (Exception: carry chain input/output must be the
# input/output and the entire bus has been # last input and output and the entire bus has been
# moved there overriding the otherwise # moved there overriding the otherwise
# alphabetical ordering) # alphabetical ordering)
CARRY4 4 1 10 8 CARRY4 4 1 10 8
@ -53,55 +54,54 @@ $__ABC9_ASYNC0 1000 1 2 1
$__ABC9_ASYNC1 1001 1 2 1 $__ABC9_ASYNC1 1001 1 2 1
0 764 0 764
# Max delays from https://github.com/SymbiFlow/prjxray-db/blob/23c8b0851f979f0799318eaca90174413a46b257/artix7/timings/slicel.sdf#L237-L251 # Flop boxes:
# https://github.com/SymbiFlow/prjxray-db/blob/23c8b0851f979f0799318eaca90174413a46b257/artix7/timings/slicel.sdf#L265-L277 # * Max delays from https://github.com/SymbiFlow/prjxray-db/blob/23c8b0851f979f0799318eaca90174413a46b257/artix7/timings/slicel.sdf#L237-L251
# https://github.com/SymbiFlow/prjxray-db/blob/23c8b0851f979f0799318eaca90174413a46b257/artix7/timings/slicel.sdf#L265-L277
# * Exception: $abc9_currQ is a special input (located last) necessary for clock-enable functionality
# NB: Inputs/Outputs must be ordered alphabetically # Inputs: C CE D R $abc9_currQ
# (with exception for \$currQ)
# Inputs: C CE D R \$currQ
# Outputs: Q # Outputs: Q
FDRE 1100 1 5 1 FDRE 1100 1 5 1
#0 109 -46 404 0 #0 109 -46 404 0
0 109 0 404 0 # Clamp -46ps Tsu 0 109 0 404 0 # Clamp -46ps Tsu
# Inputs: C CE D R \$currQ # Inputs: C CE D R $abc9_currQ
# Outputs: Q # Outputs: Q
FDRE_1 1101 1 5 1 FDRE_1 1101 1 5 1
#0 109 0 -46 404 #0 109 0 -46 404
0 109 0 0 404 # Clamp -46ps Tsu 0 109 0 0 404 # Clamp -46ps Tsu
# Inputs: C CE CLR D \$currQ # Inputs: C CE CLR D $abc9_currQ
# Outputs: Q # Outputs: Q
FDCE 1102 1 5 1 FDCE 1102 1 5 1
#0 109 764 -46 0 #0 109 764 -46 0
0 109 764 0 0 # Clamp -46ps Tsu 0 109 764 0 0 # Clamp -46ps Tsu
# Inputs: C CE CLR D \$currQ # Inputs: C CE CLR D $abc9_currQ
# Outputs: Q # Outputs: Q
FDCE_1 1103 1 5 1 FDCE_1 1103 1 5 1
#0 109 764 -46 0 #0 109 764 -46 0
0 109 764 0 0 # Clamp -46ps Tsu 0 109 764 0 0 # Clamp -46ps Tsu
# Inputs: C CE D PRE \$currQ # Inputs: C CE D PRE $abc9_currQ
# Outputs: Q # Outputs: Q
FDPE 1104 1 5 1 FDPE 1104 1 5 1
#0 109 -46 764 0 #0 109 -46 764 0
0 109 0 764 0 # Clamp -46ps Tsu 0 109 0 764 0 # Clamp -46ps Tsu
# Inputs: C CE D PRE \$currQ # Inputs: C CE D PRE $abc9_currQ
# Outputs: Q # Outputs: Q
FDPE_1 1105 1 5 1 FDPE_1 1105 1 5 1
#0 109 -46 764 0 #0 109 -46 764 0
0 109 0 764 0 # Clamp -46ps Tsu 0 109 0 764 0 # Clamp -46ps Tsu
# Inputs: C CE D S \$currQ # Inputs: C CE D S $abc9_currQ
# Outputs: Q # Outputs: Q
FDSE 1106 1 5 1 FDSE 1106 1 5 1
#0 109 -46 446 0 #0 109 -46 446 0
0 109 0 446 0 # Clamp -46ps Tsu 0 109 0 446 0 # Clamp -46ps Tsu
# Inputs: C CE D S \$currQ # Inputs: C CE D S $abc9_currQ
# Outputs: Q # Outputs: Q
FDSE_1 1107 1 5 1 FDSE_1 1107 1 5 1
#0 109 -46 446 0 #0 109 -46 446 0