3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-14 23:05:28 +00:00

verilog: fix multiple AST_PREFIX scope resolution issues

- Root AST_PREFIX nodes are now subject to genblk expansion to allow
  them to refer to a locally-visible generate block
- Part selects on AST_PREFIX member leafs can now refer to generate
  block items (previously would not resolve and raise an error)
- Add source location information to AST_PREFIX nodes
This commit is contained in:
Zachary Snow 2021-08-02 18:42:34 -06:00 committed by Zachary Snow
parent 3931b3a03f
commit 6b7267b849
4 changed files with 110 additions and 4 deletions

5
tests/verilog/prefix.ys Normal file
View file

@ -0,0 +1,5 @@
read_verilog -sv prefix.sv
hierarchy
proc
select -module top
sat -verify -seq 1 -prove-asserts -show-all