mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-05 02:40:25 +00:00
Code Activity

verilog: improve specify support when not in -specify mode

Browse source
This commit is contained in:
Eddie Hung 2020-02-13 13:27:15 -08:00
parent 2e51dc1856
commit 6b58c1820c
3 changed files with 8 additions and 16 deletions
Download patch file Download diff file Expand all files Collapse all files

2
tests/various/specify.ys
View file

@ -55,4 +55,4 @@ equiv_induct -seq 5
equiv_status -assert
design -reset
read_verilog -DSKIP_UNSUPPORTED_IGN_PARSER_CONSTRUCTS specify.v
read_verilog specify.v