mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-12 12:08:19 +00:00
Code Activity

opt_expr: requsted changes

Browse source
This commit is contained in:
Anhijkt 2025-04-01 20:37:22 +03:00
parent 83b095ab6c
commit 6b5507139e
1 changed files with 7 additions and 12 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

19
passes/opt/opt_expr.cc
View file

@ -1695,33 +1695,28 @@ skip_identity:
SigSpec sig_y = assign_map(cell->getPort(ID::Y)); SigSpec sig_y = assign_map(cell->getPort(ID::Y));
int y_size = GetSize(sig_y); int y_size = GetSize(sig_y);
unsigned int bits = unsigned(sig_a.as_int()); int bit_idx;
int bit_count = 0; const auto onehot = sig_a.is_onehot(&bit_idx);
for (; bits; bits >>= 1)
bit_count += (bits & 1);
if (bit_count == 1) { if (onehot) {
if (sig_a.as_int() == 2) { if (bit_idx == 1) {
log_debug("Replacing pow cell `%s' in module `%s' with left-shift\n", log_debug("Replacing pow cell `%s' in module `%s' with left-shift\n",
cell->name.c_str(), module->name.c_str()); cell->name.c_str(), module->name.c_str());
cell->type = ID($shl); cell->type = ID($shl);
cell->parameters[ID::A_WIDTH] = 1; cell->parameters[ID::A_WIDTH] = 1;
cell->setPort(ID::A, Const(1, 1)); cell->setPort(ID::A, Const(State::S1, 1));
} }
else { else {
log_debug("Replacing pow cell `%s' in module `%s' with multiply and left-shift\n", log_debug("Replacing pow cell `%s' in module `%s' with multiply and left-shift\n",
cell->name.c_str(), module->name.c_str()); cell->name.c_str(), module->name.c_str());
cell->type = ID($mul); cell->type = ID($mul);
cell->parameters[ID::A_SIGNED] = 0; cell->parameters[ID::A_SIGNED] = 0;
cell->setPort(ID::A, Const(bit_idx, cell->parameters[ID::A_WIDTH].as_int()));
int left_shift;
sig_a.is_onehot(&left_shift);
cell->setPort(ID::A, Const(left_shift, cell->parameters[ID::A_WIDTH].as_int()));
SigSpec y_wire = module->addWire(NEW_ID, y_size); SigSpec y_wire = module->addWire(NEW_ID, y_size);
cell->setPort(ID::Y, y_wire); cell->setPort(ID::Y, y_wire);
module->addShl(NEW_ID, Const(1, 1), y_wire, sig_y); module->addShl(NEW_ID, Const(State::S1, 1), y_wire, sig_y);
} }
did_something = true; did_something = true;
goto next_cell; goto next_cell;