mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-17 20:55:45 +00:00
Code Activity

simplify

Browse source
This commit is contained in:
Stan Lee 2026-04-30 10:14:42 -07:00
parent 4600078f55
commit 6aab520cad
1 changed files with 6 additions and 7 deletions
Download patch file Download diff file Expand all files Collapse all files

13
passes/silimate/reg_rename.cc
View file

@ -103,18 +103,17 @@ struct RegRenameInstance {
cellName.erase(reg_pos, 4);
// Index comes from the right-most brackets
std::string wireName;
std::string wireName = cellName;
int bitIndex = 0;
size_t last_open = cellName.rfind('[');
size_t last_close = cellName.rfind(']');
if (last_open != std::string::npos && last_close != std::string::npos && last_close > last_open) {
// Check that bracket content is just a single bit index
// Validate bracket content is just a single bit slice
std::string inner = cellName.substr(last_open + 1, last_close - last_open - 1);
wireName = cellName.substr(0, last_open);
bitIndex = std::stoi(inner);
} else {
wireName = cellName;
bitIndex = 0;
if (!inner.empty() && inner.find_first_not_of("0123456789") == std::string::npos) {
wireName = cellName.substr(0, last_open);
bitIndex = std::stoi(inner);
}
}
// Process Q output connection for the cell