mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-11-03 21:09:12 +00:00 
			
		
		
		
	Update test with a/b reset
This commit is contained in:
		
							parent
							
								
									36d6db7f8a
								
							
						
					
					
						commit
						6a95ecd41d
					
				
					 1 changed files with 4 additions and 2 deletions
				
			
		| 
						 | 
				
			
			@ -61,10 +61,12 @@ always @(posedge clk) begin
 | 
			
		|||
		// Store accumulation result into a register
 | 
			
		||||
		adder_out <= adder_out + mult_reg;
 | 
			
		||||
	end
 | 
			
		||||
    if (rst) begin
 | 
			
		||||
	if (rst) begin
 | 
			
		||||
		a_reg <= 0;
 | 
			
		||||
		b_reg <= 0;
 | 
			
		||||
		mult_reg <= 0;
 | 
			
		||||
		adder_out <= 0;
 | 
			
		||||
    end
 | 
			
		||||
	end
 | 
			
		||||
end
 | 
			
		||||
 | 
			
		||||
// Output accumulation result
 | 
			
		||||
| 
						 | 
				
			
			
 | 
			
		|||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue