mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-13 04:28:18 +00:00
Code Activity

Do not connect undriven POs to 1'bx

Browse source
This commit is contained in:
Eddie Hung 2019-12-06 16:21:06 -08:00
parent fce527f4f7
commit 69d8c1386a
1 changed files with 3 additions and 8 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

11
frontends/aiger/aigerparse.cc
View file

@ -1005,15 +1005,10 @@ void AigerReader::post_process()
if (other_wire) { if (other_wire) {
other_wire->port_input = false; other_wire->port_input = false;
other_wire->port_output = false; other_wire->port_output = false;
} if (wire->port_input)
if (wire->port_input) {
if (other_wire)
module->connect(other_wire, SigSpec(wire, i)); module->connect(other_wire, SigSpec(wire, i));
} else
else { module->connect(SigSpec(wire, i), other_wire);
// Since we skip POs that are connected to Sx,
// re-connect them here
module->connect(SigSpec(wire, i), other_wire ? other_wire : SigSpec(RTLIL::Sx));
} }
} }
} }