mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 01:24:10 +00:00
Code Activity

Reject wide ports in some passes that will never support them.

Browse source
This commit is contained in:
Marcelina Kościelnicka 2021-05-22 18:18:50 +02:00
parent 35ee774ea8
commit 69bf5c81c7
4 changed files with 35 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

13
backends/btor/btor.cc
View file

@ -728,10 +728,19 @@ struct BtorWorker
log_error("Memory %s.%s has mixed async/sync write ports.\n", log_error("Memory %s.%s has mixed async/sync write ports.\n",
log_id(module), log_id(mem->memid)); log_id(module), log_id(mem->memid));
for (auto &port : mem->rd_ports) for (auto &port : mem->rd_ports) {
if (port.clk_enable) if (port.clk_enable)
log_error("Memory %s.%s has sync read ports.\n", log_error("Memory %s.%s has sync read ports. Please use memory_nordff to convert them first.\n",
log_id(module), log_id(mem->memid)); log_id(module), log_id(mem->memid));
if (port.wide_log2)
log_error("Memory %s.%s has wide read ports. Please use memory_narrow to convert them first.\n",
log_id(module), log_id(mem->memid));
}
for (auto &port : mem->wr_ports) {
if (port.wide_log2)
log_error("Memory %s.%s has wide write ports. Please use memory_narrow to convert them first.\n",
log_id(module), log_id(mem->memid));
}
int data_sid = get_bv_sid(mem->width); int data_sid = get_bv_sid(mem->width);
int bool_sid = get_bv_sid(1); int bool_sid = get_bv_sid(1);

4
backends/firrtl/firrtl.cc
View file

@ -993,6 +993,8 @@ struct FirrtlWorker
if (port.clk_enable) if (port.clk_enable)
log_error("Clocked read port %d on memory %s.%s.\n", i, log_id(module), log_id(mem.memid)); log_error("Clocked read port %d on memory %s.%s.\n", i, log_id(module), log_id(mem.memid));
if (port.wide_log2 != 0)
log_error("Wide read port %d on memory %s.%s. Use memory_narrow to convert them first.\n", i, log_id(module), log_id(mem.memid));
std::ostringstream rpe; std::ostringstream rpe;
@ -1014,6 +1016,8 @@ struct FirrtlWorker
if (!port.clk_enable) if (!port.clk_enable)
log_error("Unclocked write port %d on memory %s.%s.\n", i, log_id(module), log_id(mem.memid)); log_error("Unclocked write port %d on memory %s.%s.\n", i, log_id(module), log_id(mem.memid));
if (port.wide_log2 != 0)
log_error("Wide write port %d on memory %s.%s. Use memory_narrow to convert them first.\n", i, log_id(module), log_id(mem.memid));
if (!port.clk_polarity) if (!port.clk_polarity)
log_error("Negedge write port %d on memory %s.%s.\n", i, log_id(module), log_id(mem.memid)); log_error("Negedge write port %d on memory %s.%s.\n", i, log_id(module), log_id(mem.memid));
for (int i = 1; i < GetSize(port.en); i++) for (int i = 1; i < GetSize(port.en); i++)

6
backends/smt2/smt2.cc
View file

@ -715,6 +715,12 @@ struct Smt2Worker
has_sync_wr = true; has_sync_wr = true;
else else
has_async_wr = true; has_async_wr = true;
if (port.wide_log2)
log_error("Memory %s.%s has wide write ports. This is not supported by \"write_smt2\". Use memory_narrow to convert them first.\n", log_id(cell), log_id(module));
}
for (auto &port : mem->rd_ports) {
if (port.wide_log2)
log_error("Memory %s.%s has wide read ports. This is not supported by \"write_smt2\". Use memory_narrow to convert them first.\n", log_id(cell), log_id(module));
} }
if (has_async_wr && has_sync_wr) if (has_async_wr && has_sync_wr)
log_error("Memory %s.%s has mixed clocked/nonclocked write ports. This is not supported by \"write_smt2\".\n", log_id(cell), log_id(module)); log_error("Memory %s.%s has mixed clocked/nonclocked write ports. This is not supported by \"write_smt2\".\n", log_id(cell), log_id(module));

14
passes/memory/memory_bram.cc
View file

@ -1057,6 +1057,20 @@ void handle_memory(Mem &mem, const rules_t &rules)
log(" %s=%d", it.first.c_str(), it.second); log(" %s=%d", it.first.c_str(), it.second);
log("\n"); log("\n");
for (auto &port : mem.rd_ports) {
if (port.wide_log2) {
log("Wide read ports are not supported, skipping.\n");
return;
}
}
for (auto &port : mem.wr_ports) {
if (port.wide_log2) {
log("Wide write ports are not supported, skipping.\n");
return;
}
}
pool<pair<IdString, int>> failed_brams; pool<pair<IdString, int>> failed_brams;
dict<pair<int, int>, tuple<int, int, int>> best_rule_cache; dict<pair<int, int>, tuple<int, int, int>> best_rule_cache;