mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-03 09:50:24 +00:00
Code Activity

Reject wide ports in some passes that will never support them.

Browse source
This commit is contained in:
Marcelina Kościelnicka 2021-05-22 18:18:50 +02:00
parent 35ee774ea8
commit 69bf5c81c7
4 changed files with 35 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

6
backends/smt2/smt2.cc
View file

@ -715,6 +715,12 @@ struct Smt2Worker
has_sync_wr = true;
else
has_async_wr = true;
if (port.wide_log2)
log_error("Memory %s.%s has wide write ports. This is not supported by \"write_smt2\". Use memory_narrow to convert them first.\n", log_id(cell), log_id(module));
}
for (auto &port : mem->rd_ports) {
if (port.wide_log2)
log_error("Memory %s.%s has wide read ports. This is not supported by \"write_smt2\". Use memory_narrow to convert them first.\n", log_id(cell), log_id(module));
}
if (has_async_wr && has_sync_wr)
log_error("Memory %s.%s has mixed clocked/nonclocked write ports. This is not supported by \"write_smt2\".\n", log_id(cell), log_id(module));