mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-18 06:39:03 +00:00
Merge 3627757c1c
into 0c689091e2
This commit is contained in:
commit
69bc0e920e
|
@ -1519,6 +1519,12 @@ struct SharePass : public Pass {
|
|||
config.generic_cbin_ops.insert(ID($logic_and));
|
||||
config.generic_cbin_ops.insert(ID($logic_or));
|
||||
|
||||
config.generic_uni_ops.insert(ID($reduce_and));
|
||||
config.generic_uni_ops.insert(ID($reduce_or));
|
||||
config.generic_uni_ops.insert(ID($reduce_xor));
|
||||
config.generic_uni_ops.insert(ID($reduce_xnor));
|
||||
config.generic_uni_ops.insert(ID($reduce_bool));
|
||||
|
||||
config.generic_other_ops.insert(ID($alu));
|
||||
config.generic_other_ops.insert(ID($macc));
|
||||
|
||||
|
|
1
tests/share/.gitignore
vendored
1
tests/share/.gitignore
vendored
|
@ -1 +1,2 @@
|
|||
temp
|
||||
*.log
|
||||
|
|
11
tests/share/bug321.ys
Normal file
11
tests/share/bug321.ys
Normal file
|
@ -0,0 +1,11 @@
|
|||
read_verilog <<EOF
|
||||
module top(a, b, s, y);
|
||||
input wire [7:0] a;
|
||||
input wire [7:0] b;
|
||||
input wire s;
|
||||
output wire y;
|
||||
assign y = s ? |a : |b;
|
||||
endmodule
|
||||
EOF
|
||||
|
||||
share -force
|
5
tests/share/run-test.sh
Executable file → Normal file
5
tests/share/run-test.sh
Executable file → Normal file
|
@ -36,4 +36,9 @@ if [ -n "$failed_share" ]; then
|
|||
false
|
||||
fi
|
||||
|
||||
for x in *.ys; do
|
||||
echo "Running $x.."
|
||||
../../yosys -ql ${x%.ys}.log $x
|
||||
done
|
||||
|
||||
exit 0
|
||||
|
|
Loading…
Reference in a new issue