mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-09 02:41:58 +00:00
Merge branch 'eddie/clkpart' into xaig_dff
This commit is contained in:
commit
698854955c
|
@ -41,6 +41,7 @@ OBJS += passes/techmap/zinit.o
|
|||
OBJS += passes/techmap/dff2dffs.o
|
||||
OBJS += passes/techmap/flowmap.o
|
||||
OBJS += passes/techmap/extractinv.o
|
||||
OBJS += passes/techmap/clkpart.o
|
||||
endif
|
||||
|
||||
GENFILES += passes/techmap/techmap.inc
|
||||
|
|
|
@ -144,7 +144,7 @@ struct ClkPartPass : public Pass {
|
|||
{
|
||||
bool this_clk_pol = cell->type.in(ID($_DFFE_PN_), ID($_DFFE_PP_));
|
||||
bool this_en_pol = !enable_mode || cell->type.in(ID($_DFFE_NP_), ID($_DFFE_PP_));
|
||||
key = clkdomain_t(this_clk_pol, assign_map(cell->getPort(ID(C))), this_en_pol, enable_mode ? assign_map(cell->getPort(ID(E)) : RTLIL::SigSpec()));
|
||||
key = clkdomain_t(this_clk_pol, assign_map(cell->getPort(ID(C))), this_en_pol, enable_mode ? assign_map(cell->getPort(ID(E))) : RTLIL::SigSpec());
|
||||
}
|
||||
else
|
||||
continue;
|
||||
|
|
Loading…
Reference in a new issue