mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-21 05:13:40 +00:00
Code Activity

synth_xilinx to use shregmap with -params too

Browse source
This commit is contained in:
Eddie Hung 2019-02-28 10:21:05 -08:00
parent c9ab18889a
commit 68f38f2ee0
2 changed files with 19 additions and 22 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/xilinx/synth_xilinx.cc
View file

@ -223,7 +223,7 @@ struct SynthXilinxPass : public Pass
Pass::call(design, "memory_map");
Pass::call(design, "dffsr2dff");
Pass::call(design, "dff2dffe");
Pass::call(design, "shregmap -init");
Pass::call(design, "shregmap -init -params");
Pass::call(design, "opt -full");
Pass::call(design, "techmap -map +/techmap.v -map +/xilinx/arith_map.v");
Pass::call(design, "opt -fast");