mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-14 04:48:46 +00:00
Code Activity

more indent fix

Browse source
This commit is contained in:
Chun Lin Min 2024-07-02 13:51:48 -07:00
parent 2ced2752e9
commit 68a11c9941
3 changed files with 25 additions and 25 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
techlibs/mchp/LSRAM.txt
View file

@ -44,7 +44,7 @@ ram block $__LSRAM_TDP_ {
option "WIDTH_CONFIG" "REGULAR" { option "WIDTH_CONFIG" "REGULAR" {
# Data-Width | Address bits # Data-Width| Address bits
# 1 | 14 # 1 | 14
# 2 | 13 # 2 | 13
# 4 | 12 # 4 | 12
@ -59,7 +59,7 @@ ram block $__LSRAM_TDP_ {
} }
option "WIDTH_CONFIG" "ALIGN" { option "WIDTH_CONFIG" "ALIGN" {
# Data-Width | Address bits # Data-Width| Address bits
# 5 | 12 # 5 | 12
# 10 | 11 # 10 | 11
# 20 | 10 # 20 | 10
@ -133,7 +133,7 @@ ram block $__LSRAM_SDP_ {
option "WIDTH_CONFIG" "REGULAR" { option "WIDTH_CONFIG" "REGULAR" {
# Data-Width | Address bits # Data-Width| Address bits
# 1 | 14 # 1 | 14
# 2 | 13 # 2 | 13
# 4 | 12 # 4 | 12
@ -151,7 +151,7 @@ ram block $__LSRAM_SDP_ {
} }
option "WIDTH_CONFIG" "ALIGN" { option "WIDTH_CONFIG" "ALIGN" {
# Data-Width | Address bits # Data-Width| Address bits
# 5 | 12 # 5 | 12
# 10 | 11 # 10 | 11
# 20 | 10 # 20 | 10