mirror of
https://github.com/YosysHQ/yosys
synced 2026-02-14 04:41:48 +00:00
tests: fix fsm.ys
This commit is contained in:
parent
10b6a0f600
commit
6882eb670a
2 changed files with 2 additions and 1 deletions
|
|
@ -5,7 +5,7 @@ flatten
|
|||
|
||||
equiv_opt -run :prove -map +/ecp5/cells_sim.v synth_ecp5
|
||||
miter -equiv -make_assert -flatten gold gate miter
|
||||
techmap -map +/dff2ff.v
|
||||
formalff -clk2ff
|
||||
sat -verify -prove-asserts -show-public -set-at 1 in_reset 1 -seq 20 -prove-skip 1 miter
|
||||
|
||||
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
||||
|
|
|
|||
|
|
@ -5,6 +5,7 @@ flatten
|
|||
|
||||
equiv_opt -run :prove -map +/quicklogic/qlf_k6n10f/cells_sim.v -map +/quicklogic/common/cells_sim.v synth_quicklogic -family qlf_k6n10f
|
||||
async2sync
|
||||
formalff -clk2ff
|
||||
miter -equiv -make_assert -flatten gold gate miter
|
||||
sat -verify -prove-asserts -show-public -set-at 1 in_reset 1 -seq 20 -prove-skip 1 miter
|
||||
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue