mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-25 23:33:42 +00:00
Code Activity

Fixed $clog2 (off by one error)

Browse source
This commit is contained in:
Clifford Wolf 2014-09-06 19:31:04 +02:00
parent bff4706b62
commit 680eaaac41
1 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
frontends/ast/simplify.cc
View file

@ -1123,7 +1123,7 @@ bool AstNode::simplify(bool const_fold, bool at_zero, bool in_lvalue, int stage,
if (left_at_zero_ast->type != AST_CONSTANT || right_at_zero_ast->type != AST_CONSTANT) if (left_at_zero_ast->type != AST_CONSTANT || right_at_zero_ast->type != AST_CONSTANT)
log_error("Unsupported expression on dynamic range select on signal `%s' at %s:%d!\n", log_error("Unsupported expression on dynamic range select on signal `%s' at %s:%d!\n",
str.c_str(), filename.c_str(), linenum); str.c_str(), filename.c_str(), linenum);
result_width = left_at_zero_ast->integer - right_at_zero_ast->integer + 1; result_width = abs(left_at_zero_ast->integer - right_at_zero_ast->integer) + 1;
} }
did_something = true; did_something = true;
newNode = new AstNode(AST_CASE, shift_expr); newNode = new AstNode(AST_CASE, shift_expr);
@ -1370,7 +1370,7 @@ skip_dynamic_range_lvalue_expansion:;
uint32_t result = 0; uint32_t result = 0;
for (size_t i = 0; i < arg_value.bits.size(); i++) for (size_t i = 0; i < arg_value.bits.size(); i++)
if (arg_value.bits.at(i) == RTLIL::State::S1) if (arg_value.bits.at(i) == RTLIL::State::S1)
result = i; result = i + 1;
newNode = mkconst_int(result, false); newNode = mkconst_int(result, false);
goto apply_newNode; goto apply_newNode;