mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-19 04:13:39 +00:00
Code Activity

Merge pull request #5160 from garytwong/fast-lex

Browse source 
verilog: improve string literal matching speed (fixes #5076)
This commit is contained in:
KrystalDelusion 2025-06-13 09:57:01 +12:00 • committed by GitHub
commit 67f8de54dc
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
1 changed files with 1 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

3
frontends/verilog/verilog_lexer.l
View file

@ -336,7 +336,7 @@ TIME_SCALE_SUFFIX [munpf]?s
} }
\" { BEGIN(STRING); } \" { BEGIN(STRING); }
<STRING>\\. { yymore(); real_location = old_location; } <STRING>([^\"]|\\.)+ { yymore(); real_location = old_location; }
<STRING>\" { <STRING>\" {
BEGIN(0); BEGIN(0);
char *yystr = strdup(yytext); char *yystr = strdup(yytext);
@ -376,7 +376,6 @@ TIME_SCALE_SUFFIX [munpf]?s
free(yystr); free(yystr);
return TOK_STRING; return TOK_STRING;
} }
<STRING>. { yymore(); real_location = old_location; }
and|nand|or|nor|xor|xnor|not|buf|bufif0|bufif1|notif0|notif1 { and|nand|or|nor|xor|xnor|not|buf|bufif0|bufif1|notif0|notif1 {
yylval->string = new std::string(yytext); yylval->string = new std::string(yytext);