mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-27 02:45:52 +00:00
Code Activity

Small fixes and improvements in $allconst/$allseq handling

Browse source 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
Clifford Wolf 2018-02-26 11:58:44 +01:00
parent fba499b866
commit 675dd5347a
2 changed files with 23 additions and 16 deletions
Download patch file Download diff file Expand all files Collapse all files

9
README.md
View file

@ -396,10 +396,11 @@ Non-standard or SystemVerilog features for formal verification
but also works outside of checkers. (Yosys also supports ``rand``
variables outside checkers.)
- The system functions ``$allconst`` and ``$allseq`` are used to construct formal
exist-forall problems. Assertions are only violated if the trace vialoates
the assertion for all ``$allconst/$allseq`` values and assumptions only hold
if the trace satisfies the assumtion for all ``$allconst/$allseq`` values.
- The system functions ``$allconst`` and ``$allseq`` can be used to construct
formal exist-forall problems. Assumptions only hold if the trace satisfies
the assumtion for all ``$allconst/$allseq`` values. For assertions and cover
statements it is sufficient if just one ``$allconst/$allseq`` value triggers
the property (similar to ``$anyconst/$anyseq``).
- The SystemVerilog tasks ``$past``, ``$stable``, ``$rose`` and ``$fell`` are
supported in any clocked block.