mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-15 07:15:28 +00:00
Code Activity

fix proc, reduce warnings

Browse source
This commit is contained in:
Emil J. Tywoniak 2024-06-21 11:56:36 +02:00
parent 1be8f8023a
commit 66c629374c
3 changed files with 3 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/tests/test_cell.cc
View file

@ -344,7 +344,7 @@ static void create_gold_module(RTLIL::Design *design, RTLIL::IdString cell_type,
if (constmode)
{
auto conn_list = cell->connections();
auto conn_list = cell->connections().as_dict();
for (auto conn : conn_list)
{
RTLIL::SigSpec sig = conn.second;