mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 00:55:32 +00:00
Code Activity

Merge pull request #2306 from YosysHQ/mwk/equiv_induct-undef

Browse source 
equiv_induct: Fix up assumption for $equiv cells in -undef mode.
This commit is contained in:
clairexen 2020-07-28 12:56:22 +02:00 • committed by GitHub
commit 66afed6f55
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
2 changed files with 38 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

35
tests/various/equiv_opt_undef.ys Normal file
View file

@ -0,0 +1,35 @@
read_ilang << EOT
module \top
wire $a
wire $b
wire input 1 \D
wire input 2 \EN
wire output 3 \Q
cell $mux $x
parameter \WIDTH 1
connect \A \Q
connect \B \D
connect \S \EN
connect \Y $a
end
cell $ff $y
parameter \WIDTH 1
connect \D $a
connect \Q $b
end
cell $and $z
parameter \A_SIGNED 0
parameter \A_WIDTH 1
parameter \B_SIGNED 0
parameter \B_WIDTH 1
parameter \Y_WIDTH 1
connect \A $b
connect \B 1'x
connect \Y \Q
end
end
EOT
equiv_opt -assert -undef ls