mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

Guard against sig mismatch

Browse source
This commit is contained in:
Alain Dargelas 2024-10-29 10:39:21 -07:00
parent fd695c475b
commit 667a07ab56
2 changed files with 9 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/cmds/Makefile.inc
View file

@ -51,3 +51,5 @@ OBJS += passes/cmds/dft_tag.o
OBJS += passes/cmds/future.o
OBJS += passes/cmds/box_derive.o
OBJS += passes/cmds/example_dt.o
OBJS += passes/cmds/activity.o
OBJS += passes/cmds/splitnetlist.o

9
passes/cmds/activity.cc
View file

@ -77,8 +77,13 @@ struct ActivityProp {
// Assign them to each SigBit (1 signal bit)
for (int i = 0; i < GetSize(sig); i++) {
SigBit bit(sig[i]);
ActivityMap.emplace(bit, activities[i]);
DutyMap.emplace(bit, duties[i]);
if (i < activities.size() -1) {
ActivityMap.emplace(bit, activities[i]);
DutyMap.emplace(bit, duties[i]);
} else {
ActivityMap.emplace(bit, "0.0");
DutyMap.emplace(bit, "0.0");
}
}
}
// Attach port activity to cell using sigmap