mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-08 04:01:25 +00:00
Code Activity

xilinx_dsp: Initial DSP48A/DSP48A1 support.

Browse source
This commit is contained in:
Marcin Kościelnicki 2019-12-22 20:43:39 +01:00
parent aa1adb0f1e
commit 666c6128a9
10 changed files with 921 additions and 14 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/xilinx/xc6s_dsp_map.v
View file

@ -27,7 +27,7 @@ module \$__MUL18X18 (input [17:0] A, input [17:0] B, output [35:0] Y);
.D(18'b0),
.P(P_48),
.OPMODE(8'b0000010)
.OPMODE(8'b0000001)
);
assign Y = P_48;
endmodule