mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

Rename "write_verilog -nobasenradix" to "write_verilog -decimal"

Browse source
This commit is contained in:
Clifford Wolf 2017-10-03 17:31:21 +02:00
parent 4718e65763
commit 65f91e5120
2 changed files with 14 additions and 20 deletions
Download patch file Download diff file Expand all files Collapse all files

5
techlibs/intel/synth_intel.cc
View file

@ -63,9 +63,6 @@ struct SynthIntelPass : public ScriptPass {
log(" -retime\n");
log(" run 'abc' with -dff option\n");
log("\n");
log(" -nobasenradix\n");
log(" dump the VQM netlist in clearbox format for certain defparam primitives\n");
log("\n");
log("The following commands are executed by this synthesis command:\n");
help_script();
log("\n");
@ -232,7 +229,7 @@ struct SynthIntelPass : public ScriptPass {
if (check_label("vqm"))
{
if (!vout_file.empty() || help_mode)
run(stringf("write_verilog -attr2comment -defparam -nohex -nobasenradix -renameprefix syn_ %s",
run(stringf("write_verilog -attr2comment -defparam -nohex -decimal -renameprefix syn_ %s",
help_mode ? "<file-name>" : vout_file.c_str()));
}
}