mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-27 19:05:52 +00:00
Code Activity

Add DSP_SIGNEDONLY back

Browse source
This commit is contained in:
Eddie Hung 2019-08-01 14:29:00 -07:00
parent 915f4e34bf
commit 65de9aaaa9
1 changed files with 16 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

16
techlibs/common/mul2dsp.v
View file

@ -55,6 +55,22 @@ module \$mul (A, B, Y);
if (A_SIGNED != B_SIGNED)
wire _TECHMAP_FAIL_ = 1;
// NB: A_SIGNED == B_SIGNED from here
`ifdef DSP_SIGNEDONLY
else if (!A_SIGNED) begin
wire [1:0] _;
\$mul #(
.A_SIGNED(1),
.B_SIGNED(1),
.A_WIDTH(A_WIDTH + 1),
.B_WIDTH(B_WIDTH + 1),
.Y_WIDTH(Y_WIDTH + 2)
) _TECHMAP_REPLACE_ (
.A({1'b0, A}),
.B({1'b0, B}),
.Y({_, Y})
);
end
`endif
else if (A_WIDTH < B_WIDTH)
\$mul #(
.A_SIGNED(B_SIGNED),