mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-08 20:21:25 +00:00
Code Activity

100%

Browse source
This commit is contained in:
Emil J. Tywoniak 2024-06-14 17:26:48 +02:00
parent eeb15ea2a2
commit 65d50db4ef
13 changed files with 74 additions and 67 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/tests/test_cell.cc
View file

@ -345,7 +345,7 @@ static void create_gold_module(RTLIL::Design *design, RTLIL::IdString cell_type,
if (constmode)
{
auto conn_list = cell->connections();
for (auto &conn : conn_list)
for (auto conn : conn_list)
{
RTLIL::SigSpec sig = conn.second;