mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 11:42:30 +00:00
Code Activity

Add broken testcases

Browse source
This commit is contained in:
Eddie Hung 2019-02-25 15:06:23 -08:00
parent 51f28a6747
commit 65c8ccf7b5
1 changed files with 46 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

46
tests/simple_abc9/abc9.v
View file

@ -46,3 +46,49 @@ endmodule
module abc9_test008_sub(input a, output b);
assign b = ~a;
endmodule
// TODO
//module abc9_test009(inout io, input oe);
//reg latch;
//always @(io or oe)
// if (!oe)
// latch <= io;
//assign io = oe ? ~latch : 1'bz;
//endmodule
// TODO
//module abc9_test010(inout [7:0] io, input oe);
//reg [7:0] latch;
//always @(io or oe)
// if (!oe)
// latch <= io;
//assign io = oe ? ~latch : 1'bz;
//endmodule
// TODO
//module abc9_test011(inout [7:0] io, input oe);
//reg [7:0] latch;
//always @(io or oe)
// if (!oe)
// latch[3:0] <= io;
// else
// latch[7:4] <= io;
//assign io[3:0] = oe ? ~latch[3:0] : 4'bz;
//assign io[7:4] = !oe ? {latch[4], latch[7:3]} : 4'bz;
//endmodule
// TODO
//module abc9_test012(inout [7:0] io, input oe);
//abc9_test012_sub sub(io, oe);
//endmodule
//
//module abc9_test012_sub(inout [7:0] io, input oe);
//reg [7:0] latch;
//always @(io or oe)
// if (!oe)
// latch[3:0] <= io;
// else
// latch[7:4] <= io;
//assign io[3:0] = oe ? ~latch[3:0] : 4'bz;
//assign io[7:4] = !oe ? {latch[4], latch[7:3]} : 4'bz;
//endmodule