mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-11-03 21:09:12 +00:00 
			
		
		
		
	Fixes for some of clang scan-build detected issues
This commit is contained in:
		
							parent
							
								
									956c4e485a
								
							
						
					
					
						commit
						6574553189
					
				
					 15 changed files with 39 additions and 23 deletions
				
			
		| 
						 | 
				
			
			@ -393,6 +393,7 @@ struct BugpointPass : public Pass {
 | 
			
		|||
				}
 | 
			
		||||
			}
 | 
			
		||||
		}
 | 
			
		||||
		delete design_copy;
 | 
			
		||||
		return nullptr;
 | 
			
		||||
	}
 | 
			
		||||
 | 
			
		||||
| 
						 | 
				
			
			
 | 
			
		|||
| 
						 | 
				
			
			@ -118,6 +118,9 @@ struct DesignPass : public Pass {
 | 
			
		|||
		std::string save_name, load_name, as_name, delete_name;
 | 
			
		||||
		std::vector<RTLIL::Module*> copy_src_modules;
 | 
			
		||||
 | 
			
		||||
		if (!design)
 | 
			
		||||
			log_cmd_error("No default design.\n");
 | 
			
		||||
 | 
			
		||||
		size_t argidx;
 | 
			
		||||
		for (argidx = 1; argidx < args.size(); argidx++)
 | 
			
		||||
		{
 | 
			
		||||
| 
						 | 
				
			
			@ -280,7 +283,7 @@ struct DesignPass : public Pass {
 | 
			
		|||
				done[mod->name] = prefix;
 | 
			
		||||
			}
 | 
			
		||||
 | 
			
		||||
			while (!queue.empty())
 | 
			
		||||
			while (!queue.empty() && copy_from_design)
 | 
			
		||||
			{
 | 
			
		||||
				pool<Module*> old_queue;
 | 
			
		||||
				old_queue.swap(queue);
 | 
			
		||||
| 
						 | 
				
			
			
 | 
			
		|||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue