mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

Improve $specrule interface

Browse source 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
Clifford Wolf 2019-04-23 22:57:10 +02:00
parent 4575e4ad86
commit 64925b4e8f
4 changed files with 23 additions and 13 deletions
Download patch file Download diff file Expand all files Collapse all files

4
techlibs/common/simlib.v
View file

@ -1419,9 +1419,9 @@ endmodule
module \$specrule (EN_SRC, EN_DST, SRC, DST);
parameter SKEW = 0;
parameter HOLD = 0;
parameter TYPE = "";
parameter T_LIMIT = 0;
parameter T_LIMIT2 = 0;
parameter SRC_WIDTH = 1;
parameter DST_WIDTH = 1;