mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-26 02:25:35 +00:00
Code Activity

Docs: interactive investigation

Browse source 
More `literalinclude` and references to source.
Adding `example_show.ys` and `example_lscd.ys`.
Rename `example_00` et al to `example_first` et al.
Also some other minor tidying.
This commit is contained in:
Krystine Sherwin 2024-01-15 15:32:14 +13:00
parent 9fe3dcda78
commit 646ff6d32d
No known key found for this signature in database
7 changed files with 122 additions and 72 deletions
Download patch file Download diff file Expand all files Collapse all files

8
docs/source/using_yosys/more_scripting/selections.rst
View file

@ -141,10 +141,10 @@ See :doc:`/cmd/select` for the full list.
Expanding selections
^^^^^^^^^^^^^^^^^^^^
The listing in :numref:`sumprod` uses the Yosys non-standard ``{... *}`` syntax
to set the attribute ``sumstuff`` on all cells generated by the first assign
statement. (This works on arbitrary large blocks of Verilog code an can be used
to mark portions of code for analysis.)
:numref:`sumprod` uses the Yosys non-standard ``{... *}`` syntax to set the
attribute ``sumstuff`` on all cells generated by the first assign statement.
(This works on arbitrary large blocks of Verilog code and can be used to mark
portions of code for analysis.)
.. literalinclude:: /code_examples/selections/sumprod.v
:caption: Another test module for operations on selections