mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-26 02:25:35 +00:00
Docs: interactive investigation
More `literalinclude` and references to source. Adding `example_show.ys` and `example_lscd.ys`. Rename `example_00` et al to `example_first` et al. Also some other minor tidying.
This commit is contained in:
parent
9fe3dcda78
commit
646ff6d32d
7 changed files with 122 additions and 72 deletions
6
docs/source/code_examples/show/example_show.ys
Normal file
6
docs/source/code_examples/show/example_show.ys
Normal file
|
@ -0,0 +1,6 @@
|
|||
read_verilog example.v
|
||||
show -pause # first
|
||||
proc
|
||||
show -pause # second
|
||||
opt
|
||||
show -pause # third
|
Loading…
Add table
Add a link
Reference in a new issue