mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-10-31 11:42:30 +00:00 
			
		
		
		
	Copy not move parameters/attributes
This commit is contained in:
		
							parent
							
								
									b45d06d7a3
								
							
						
					
					
						commit
						63fc879a5f
					
				
					 1 changed files with 4 additions and 3 deletions
				
			
		|  | @ -599,11 +599,12 @@ void abc9_module(RTLIL::Design *design, RTLIL::Module *current_module, std::stri | |||
| 			if (markgroups) cell->attributes["\\abcgroup"] = map_autoidx; | ||||
|                         RTLIL::Cell *existing_cell = module->cell(c->name); | ||||
|                         if (existing_cell) { | ||||
|                                 cell->parameters = std::move(existing_cell->parameters); | ||||
|                                 cell->attributes = std::move(existing_cell->attributes); | ||||
|                                 cell->parameters = existing_cell->parameters; | ||||
|                                 cell->attributes = existing_cell->attributes; | ||||
|                         } | ||||
|                         else { | ||||
|                                 cell->parameters = std::move(c->parameters); | ||||
|                                 cell->parameters = c->parameters; | ||||
|                                 cell->attributes = c->attributes; | ||||
|                         } | ||||
| 			for (auto &conn : c->connections()) { | ||||
| 				RTLIL::SigSpec newsig; | ||||
|  |  | |||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue