mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-13 20:38:44 +00:00
Code Activity

Merge pull request #3017 from YosysHQ/claire/short_rtlil_x_const

Browse source 
Add optimization to rtlil back-end for all-x parameter values
This commit is contained in:
Miodrag Milanović 2021-09-28 18:03:14 +02:00 committed by GitHub
parent 7a7df9a3b4 89df26e4bc
commit 62739f7bf7
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 13 additions and 9 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
backends/rtlil/rtlil_backend.cc
View file

@ -51,6 +51,9 @@ void RTLIL_BACKEND::dump_const(std::ostream &f, const RTLIL::Const &data, int wi
}
}
f << stringf("%d'", width);
if (data.is_fully_undef()) {
f << "x";
} else {
for (int i = offset+width-1; i >= offset; i--) {
log_assert(i < (int)data.bits.size());
switch (data.bits[i]) {
@ -62,6 +65,7 @@ void RTLIL_BACKEND::dump_const(std::ostream &f, const RTLIL::Const &data, int wi
case RTLIL::Sm: f << stringf("m"); break;
}
}
}
} else {
f << stringf("\"");
std::string str = data.decode_string();