mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-27 21:48:58 +00:00
Code Activity

Add latch test modified from #1363

Browse source
This commit is contained in:
Eddie Hung 2019-09-27 12:50:20 -07:00 • committed by Marcin Kościelnicki
parent 5b5756b91e
commit 6216e45eda
2 changed files with 73 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

58
tests/xilinx/latches.v Normal file
View file

@ -0,0 +1,58 @@
module latchp
( input d, en, output reg q );
always @*
if ( en )
q <= d;
endmodule
module latchn
( input d, en, output reg q );
always @*
if ( !en )
q <= d;
endmodule
module latchsr
( input d, en, clr, pre, output reg q );
always @*
if ( clr )
q <= 1'b0;
else if ( pre )
q <= 1'b1;
else if ( en )
q <= d;
endmodule
module top (
input clk,
input clr,
input pre,
input a,
output b,b1,b2
);
latchp u_latchp (
.en (clk ),
.d (a ),
.q (b )
);
latchn u_latchn (
.en (clk ),
.d (a ),
.q (b1 )
);
latchsr u_latchsr (
.en (clk ),
.clr (clr),
.pre (pre),
.d (a ),
.q (b2 )
);
endmodule