mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-27 14:37:55 +00:00
Update docs after addition of new pass
This commit is contained in:
parent
22a44e4333
commit
62067cd6cb
2 changed files with 8 additions and 0 deletions
|
@ -9,6 +9,7 @@ do
|
|||
opt_merge
|
||||
opt_share (-full only)
|
||||
opt_dff (except when called with -noff)
|
||||
opt_hier (-hier only)
|
||||
opt_clean
|
||||
opt_expr
|
||||
while <changed design>
|
||||
|
|
|
@ -192,6 +192,13 @@ control inputs.
|
|||
Called with ``-nodffe`` and ``-nosdff``, this pass is used to prepare a design
|
||||
for :doc:`/using_yosys/synthesis/fsm`.
|
||||
|
||||
Hierarchical optimization - `opt_hier` pass
|
||||
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
|
||||
|
||||
This pass considers the design hierarchy and propagates unused signals, constant
|
||||
signals, and tied-together signals across module boundaries to facilitate
|
||||
optimization by other passes.
|
||||
|
||||
Removing unused cells and wires - `opt_clean` pass
|
||||
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
|
||||
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue