mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-13 09:26:16 +00:00
Code Activity

Do not run xilinx_srl_pm in fixed loop

Browse source
This commit is contained in:
Eddie Hung 2019-08-22 10:51:04 -07:00
parent 7188972645
commit 61639d5387
1 changed files with 24 additions and 28 deletions
Download patch file Download diff file Expand all files Collapse all files

18
passes/pmgen/xilinx_srl.cc
View file

@ -202,22 +202,18 @@ struct XilinxSrlPass : public Pass {
log_cmd_error("'-fixed' and/or '-variable' must be specified.\n");
for (auto module : design->selected_modules()) {
bool did_something = false;
if (fixed)
do {
auto pm = xilinx_srl_pm(module, module->selected_cells());
pm.ud_fixed.minlen = minlen;
if (fixed) {
// TODO: How to get these automatically?
pm.ud_fixed.default_params[std::make_pair(ID(FDRE),ID(INIT))] = State::S0;
pm.ud_fixed.default_params[std::make_pair(ID(FDRE),ID(IS_C_INVERTED))] = State::S0;
pm.ud_fixed.default_params[std::make_pair(ID(FDRE),ID(IS_D_INVERTED))] = State::S0;
pm.ud_fixed.default_params[std::make_pair(ID(FDRE),ID(IS_R_INVERTED))] = State::S0;
did_something = pm.run_fixed(run_fixed);
} while (did_something);
if (variable)
do {
auto pm = xilinx_srl_pm(module, module->selected_cells());
pm.ud_variable.minlen = minlen;
pm.run_fixed(run_fixed);
}
if (variable) {
// Since `nusers` does not count module ports as a user,
// and since `sigmap` does not always make such ports
// the canonical signal.. need to maintain a pool these
@ -228,8 +224,8 @@ struct XilinxSrlPass : public Pass {
for (auto b : pm.sigmap(w))
pm.ud_variable.output_bits.insert(b);
}
did_something = pm.run_variable(run_variable);
} while (did_something);
pm.run_variable(run_variable);
}
}
}
} XilinxSrlPass;