mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-25 03:16:22 +00:00
Code Activity

Merge e0ce4b42f6 into 9d0cdb8551

Browse source
This commit is contained in:
Dhaval 2026-05-23 13:07:39 +08:00 • committed by GitHub
commit 60dbf3d741
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
1 changed files with 8 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

8
frontends/verific/verific.cc
View file

@ -3697,6 +3697,14 @@ struct VerificPass : public Pass {
break; break;
} }
#ifdef VERIFIC_VHDL_SUPPORT
if (GetSize(args) > argidx && args[argidx] == "-set_vhdl_default_library_path") {
for (argidx++; argidx < GetSize(args); argidx++)
vhdl_file::SetDefaultLibraryPath(args[argidx].c_str());
goto check_error;
}
#endif
#ifdef VERIFIC_SYSTEMVERILOG_SUPPORT #ifdef VERIFIC_SYSTEMVERILOG_SUPPORT
if (GetSize(args) > argidx && (args[argidx] == "-f" || args[argidx] == "-F")) if (GetSize(args) > argidx && (args[argidx] == "-f" || args[argidx] == "-F"))
{ {