mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-05 21:53:24 +00:00
Code Activity

tracy: frame pointer, track memory allocations

Browse source
This commit is contained in:
Emil J. Tywoniak 2024-05-31 12:35:31 +02:00
parent 0fb3f3a78e
commit 60bf00ea79
2 changed files with 17 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

3
Makefile
View file

@ -210,6 +210,9 @@ CXX = clang++
CXXFLAGS += -std=$(CXXSTD) -Os CXXFLAGS += -std=$(CXXSTD) -Os
ABCMKARGS += ARCHFLAGS="-DABC_USE_STDINT_H $(ABC_ARCHFLAGS)" ABCMKARGS += ARCHFLAGS="-DABC_USE_STDINT_H $(ABC_ARCHFLAGS)"
CXXFLAGS += -g -fno-omit-frame-pointer -fno-optimize-sibling-calls
LINKFLAGS += -g
ifneq ($(SANITIZER),) ifneq ($(SANITIZER),)
$(info [Clang Sanitizer] $(SANITIZER)) $(info [Clang Sanitizer] $(SANITIZER))
CXXFLAGS += -g -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=$(SANITIZER) CXXFLAGS += -g -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=$(SANITIZER)

15
kernel/rtlil.cc
View file

@ -27,6 +27,7 @@
#include <string.h> #include <string.h>
#include <algorithm> #include <algorithm>
#include <iostream>
YOSYS_NAMESPACE_BEGIN YOSYS_NAMESPACE_BEGIN
@ -927,6 +928,7 @@ RTLIL::Module::Module()
design = nullptr; design = nullptr;
refcount_wires_ = 0; refcount_wires_ = 0;
refcount_cells_ = 0; refcount_cells_ = 0;
TracyAllocN(this, sizeof(RTLIL::Module), "module");
#ifdef WITH_PYTHON #ifdef WITH_PYTHON
RTLIL::Module::get_all_modules()->insert(std::pair<unsigned int, RTLIL::Module*>(hashidx_, this)); RTLIL::Module::get_all_modules()->insert(std::pair<unsigned int, RTLIL::Module*>(hashidx_, this));
@ -945,6 +947,7 @@ RTLIL::Module::~Module()
delete pr.second; delete pr.second;
for (auto binding : bindings_) for (auto binding : bindings_)
delete binding; delete binding;
TracyFree(this);
#ifdef WITH_PYTHON #ifdef WITH_PYTHON
RTLIL::Module::get_all_modules()->erase(hashidx_); RTLIL::Module::get_all_modules()->erase(hashidx_);
#endif #endif
@ -2423,6 +2426,7 @@ RTLIL::Wire *RTLIL::Module::addWire(RTLIL::IdString name, const RTLIL::Wire *oth
RTLIL::Cell *RTLIL::Module::addCell(RTLIL::IdString name, RTLIL::IdString type) RTLIL::Cell *RTLIL::Module::addCell(RTLIL::IdString name, RTLIL::IdString type)
{ {
RTLIL::Cell *cell = new RTLIL::Cell; RTLIL::Cell *cell = new RTLIL::Cell;
// std::cout << "alloc " << (long long)cell << " called " << cell->name.c_str() << "\n";
cell->name = name; cell->name = name;
cell->type = type; cell->type = type;
add(cell); add(cell);
@ -3420,7 +3424,7 @@ RTLIL::Wire::Wire()
port_output = false; port_output = false;
upto = false; upto = false;
is_signed = false; is_signed = false;
TracyAllocN(this, sizeof(RTLIL::Wire), "wire");
#ifdef WITH_PYTHON #ifdef WITH_PYTHON
RTLIL::Wire::get_all_wires()->insert(std::pair<unsigned int, RTLIL::Wire*>(hashidx_, this)); RTLIL::Wire::get_all_wires()->insert(std::pair<unsigned int, RTLIL::Wire*>(hashidx_, this));
#endif #endif
@ -3428,6 +3432,7 @@ RTLIL::Wire::Wire()
RTLIL::Wire::~Wire() RTLIL::Wire::~Wire()
{ {
TracyFree(this);
#ifdef WITH_PYTHON #ifdef WITH_PYTHON
RTLIL::Wire::get_all_wires()->erase(hashidx_); RTLIL::Wire::get_all_wires()->erase(hashidx_);
#endif #endif
@ -3455,11 +3460,17 @@ RTLIL::Memory::Memory()
#endif #endif
} }
RTLIL::Process::~Process()
{
TracyFree(this);
}
RTLIL::Process::Process() : module(nullptr) RTLIL::Process::Process() : module(nullptr)
{ {
static unsigned int hashidx_count = 123456789; static unsigned int hashidx_count = 123456789;
hashidx_count = mkhash_xorshift(hashidx_count); hashidx_count = mkhash_xorshift(hashidx_count);
hashidx_ = hashidx_count; hashidx_ = hashidx_count;
TracyAllocN(this, sizeof(RTLIL::Process), "process");
} }
RTLIL::Cell::Cell() : module(nullptr) RTLIL::Cell::Cell() : module(nullptr)
@ -3469,6 +3480,7 @@ RTLIL::Cell::Cell() : module(nullptr)
hashidx_ = hashidx_count; hashidx_ = hashidx_count;
// log("#memtrace# %p\n", this); // log("#memtrace# %p\n", this);
TracyAllocN(this, sizeof(RTLIL::Cell), "cell");
memhasher(); memhasher();
#ifdef WITH_PYTHON #ifdef WITH_PYTHON
@ -3478,6 +3490,7 @@ RTLIL::Cell::Cell() : module(nullptr)
RTLIL::Cell::~Cell() RTLIL::Cell::~Cell()
{ {
TracyFree(this);
#ifdef WITH_PYTHON #ifdef WITH_PYTHON
RTLIL::Cell::get_all_cells()->erase(hashidx_); RTLIL::Cell::get_all_cells()->erase(hashidx_);
#endif #endif