3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-02 17:30:24 +00:00

tests: fix some test warnings

This commit is contained in:
Eddie Hung 2020-05-25 10:07:58 -07:00
parent ae11156c90
commit 60aa804915
6 changed files with 7 additions and 7 deletions

View file

@ -11,7 +11,7 @@ module foo(clk, rst, inp_a, inp_b, out);
input wire rst;
input wire [7:0] inp_a;
input wire [7:0] inp_b;
output wire [7:0] out;
output reg [7:0] out;
always @(posedge clk)
if (rst) out <= 0;